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Abstract—This paper presents a dynamic front-end towards
achieving unsupervised single-neuron activity monitoring. By
implementing at the front-end, an automatic gain control that
is optimized for neural signal dynamics, subsequent processing
can be achieved without the need for calibration. The system
uses three amplification stages (low-noise first stage, variable-
gain second stage and high-gain third stage), a tuneable high-
pass filter, and a feedback loop to tune the variable gain. The cir-
cuit has been implemented in a commercially-available 0.18µm
CMOS technology with total power consumption between 1.79
and 1.95µW . The front-end achieves a variable gain from 52
to 86.4 dB with 3 kHz bandwidth and a high-pass filter that is
tuneable from 100-300 Hz. The input referred noise is 9.66µV
with a total harmonic distortion of under 1%.
I. INTRODUCTION
High density micro electrode arrays are now commercially-
available (eg. Blackrock microsystems, Neuronexus, etc) and
together with integrated microelectronics are presenting new
opportunities for tapping into the nervous system. Such sys-
tems are currently able to monitor tens to hundreds of channels
and soon will be extending to thousands [1]. The action
potentials that are recorded have small amplitude (25µV to
1mV ) and a specific frequency range (up to 3 kHz). Common
to all neural interfaces is the front-end amplifier. Key aspects
in the design of a robust neural amplifier are: (1) low-power
consumption to enable high-channel count and implantability
(since any power consumed is ultimately thermally dissipated,
it is crucial to avoid heating the tissue); (2) high gain to
amplify the signal sufficiently for subsequent signal processing
and data conversion; (3) low input referred noise to avoid bury-
ing the small amplitude spikes in the amplifier induced noise;
(4) good linearity to prevent distortion of the spike features;
(5) high-pass filtering to eliminate the Local Field Potentials
(signals of much larger amplitude and with frequency range
up to 300Hz [2]) and (6) capacitative coupling to eliminate
the DC offset drift introduced by the electrode-tissue interface.
Various designs have been reported in the literature; some
focusing on high gain [3], some achieving great noise per-
formance [2]–[4], others consuming very little power [5],
[6], or combining these characteristics. However a feature of
neural signals that is often neglected is the relatively large
variation between spike amplitude that can vary up to 32 dB
in magnitude. Therefore, if a recorded signal of amplitude
between 25µV to 1mV is amplified by a fixed gain stage (for
example 40 dB), the output signal will range between 2.5mV
Tuneable
High Pass
 Filter
STAGE 2
Variable Gain
STAGE 3
High-
Vout
C5
C6
Spike Peak
and Magnitude
Detector
V to I
Converter
STAGE 1
Vref
Agnd
(VDD/2)
C4
C3
Vin
C1
C2
Automatic Gain Control Feedback
HPFVGA
Ibias
Fig. 1. Front-end system architecture. Spike peak and magnitude detector
detailed previously in [7].
and 100mV . This renders the design of subsequent processing
topologies challenging in order to accommodate signals of all
amplitudes.
In this paper, we present a variable gain neural amplifier
with automatic gain control, ultra-low power consumption, low
input referred noise, and tuneable high-pass cut-off frequency.
The paper is organized as follows: Section II outlines the
system architecture and describes the circuit implementation,
Section III presents the simulated results, and Section IV
discusses the system performance.
II. SYSTEM ARCHITECTURE AND IMPLEMENTATION
The complete system architecture is illustrated in Fig. 1.
The first stage is a low-noise neural amplifier, the second
amplification stage has variable gain, and the third stage is
a high gain stage. Between the second and third stage, a high-
pass filter (HPF) with tuneable cut-off frequency eliminates the
LFPs. The circuits has been implemented in a commercially-
available 0.18µm 1P4M CMOS technology provided by IBM.
A. Pre-amplifier
The pre-amplifier design (see Fig. 1) has been adapted from
the well-established neural amplifier topology [4]. The input
(Vin) and reference bias (Vref ) are capacitively coupled to
the recording and reference electrodes respectively. The mid-
band gain is set by the ratio C1/C2 to be 20 dB. The gain
of the pre-amplifier is kept to be relatively low, so as not
to affect the linearity of the subsequent stage (explained in
Section II-B). The first stage high pass cut-off frequency is
determined by the fixed-value high-resistance pseudoresistors
(diode connected pMOS devices) and the input capacitors, and
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Fig. 2. Variable gain amplifier architecture.
serves to eliminate any DC offset from the input. The low-
pass cut-off frequency is determined by the dominant pole
of the Operational Transconductance Amplifier (OTA), which
is Gm/CL, where Gm is the transconductance of the OTA
and CL the load capacitor. The OTA used is a fully-balanced
topology with the input differential devices biased further in
weak inversion than the current mirror devices. This is to
reduce the input referred noise according to Eq. 1 [8].
vnoise,ota =
√[
16VT
3qgm1
·
(
1 + 3
gm2
gm1
)]
·BW (1)
where gm1 is the transconductance of the input devices, gm2
the transconductance of the current mirror devices, VT the
thermal voltage, and q the electron charge.
B. Variable Gain Amplifier
The variable gain amplifier (VGA) is required to normal-
ize the recorded spikes such that to remove any amplitude
variations. The signal at the input of the VGA has a range
varying from 500µV to 20mV , whereas the output signal
has a fixed range of 20mV . The VGA is shown in Fig. 2,
and it is based on a gm-C filter topology [9]. The gain is set
by the ratio gm1/gm2, with the dominant pole at gm2/C.
Transistors M1-M2 (the input differential pairs) are biased in
the weak inversion region, and therefore gm1 and gm2 are
related to the OTA input bias current according the Eq. 2 [10].
The gain is therefore set to Ibias1/Ibias2.
gm =
IDS
nVT
(2)
where IDS the current flowing from source to drain (for a
pMOS device).
To increase the linear range of the VGA, the OTAs are
linearized using source degeneration via symmetric diffusors
(devices M3-M4) [11]. For a given bias current, the total
harmonic distortion (THD) is influenced by two factors: the
output range and the amplifier gain. In order to not surpass a
THD of 1%, the output range of the VGA must be kept to a
maximum of 20mV . More specifically, even though THD is
only 0.2% when the gain is set at 1 (input and output range is
20mV ), this increases to 1% when the gain is set to 40 (input
range of 500µV and output 20mV ).
In previous work [7], we presented a circuit that detects the
spike peak magnitude and converts it into a DC voltage. This
voltage is the input of the feedback loop (shown in Fig.4)
determining the gain of the VGA. This DC voltage ranges
from 912.5mV to 1.4V , assuming an overall amplification
of 54 dB (preceding the peak magnitude detection) with the
signals biased about the analogue ground (ie. mid-supply).
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Fig. 4. Feedback loop providing automatic gain control.
The level-shifter decreases the DC input voltage to a level
where the V-I converter operates linearly. The V-I converter
[12] converts the DC voltage into a equivalent current. So, DC
voltage (of 32 dB dynamic range) representing the spike peak
amplitude is converted to an equivalent DC current (from 1
to 40nA) that biases OTA2 of the VGA (the bias current of
OTA1 is constant).
C. Tuneable High Pass Filter
The high pass filter is based on a gm-C topology (shown in
Fig. 8) with identical OTAs [9]. The transfer function of the
filter is described in Eq. 3. The pole is located at gm ·
√
1
C1C2
,
where gm is the OTA transconductance. The input transistors
of the OTAs are biased in the weak inversion region, so the gm
is proportional to bias current (Ibias) of the OTA (relationship
described in Eq. 2). Hence, the cut-off frequency of the high-
pass filter is tuneable and proportional to Ibias. The qualitative
factor Q of the filter is given by the capacitor ratio
√
C2/C1
and is set at 0.5.
H(s) =
s2C1C2
s2C1C2 + sC1gm + gm2
(3)
D. High-Gain Stage
The third stage amplifier is the highest-gain (34 dB) stage,
with the gain determined by the ratio of capacitors C5/C6 (see
Fig. 1). The pseudoresistors are added to create a high-pass
filter with corner frequency at approximately 100mHz (refer
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Fig. 5. High-pass filter architecture.
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to Eq. 4 [8]), in order to filter out any DC offset added by the
previous stages.
fL =
1
2piRC6
(4)
where R is the incremental resistance of the pseudoresistors
(larger than 1011Ω [4]).
III. SIMULATED RESULTS
The circuits have been simulated using the Cadence Spec-
tre (5.1.41ISR3) simulator with foundry supplied BSIM3v3
models.
A. Performance of the VGA
The variable gain amplifier was tested using a sine wave of
frequency 1 kHz and amplitude from 250µV to 10mV . This
range was selected given the 20 dB gain of the pre-amplifier
and the 25µV to 1mV range of the recorded signal. Results
of a transient analysis are shown in Fig. 7. This illustrates how
the output is mapped to a fixed 20mV . Any offset introduced
will be filtered-out by the subsequent circuitry.
B. Tuneability of the High Pass Filter
Fig. 8 shows the linear dependence of the filter’s cutoff
frequency to the OTA bias current. By selecting bias current
(Ibias) from 1 to 15nA, the change in frequency response
changes is shown. More realistically, the desired high pass
frequency for a neural amplifier should vary between 100 and
300Hz. Any value larger than that will interfere with the spike
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Fig. 7. Operation of the variable gain stage to provide automatic gain.
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Fig. 8. Spectral response of the high pass filter showing tuneability (for
Ibias from 1nA to 15nA).
spectrum and with any smaller value the LFPs would not be
filtered out. To achieve cutoff frequencies of 100Hz, 200Hz
and 300Hz, the bias current needed is 2nA, 4nA, and 6nA,
respectively.
C. System Simulations with Neural Signals
The datasets used are simulated neural signals sampled at 24
kHz1. In these signals the Noise-to-Signal Ratio (NSR) varies
between 0.05 and 0.4. The noise represents the background
cerebral activity picked up by the electrodes. This systematic
noise should have the same absolute value in all recorded
signals, considering the proximity of the recording electrodes.
To derive test signals for our amplifier from the original
data sets, we normalized them to the desired spike amplitude
using for each amplitude a data set with such NSR that the
systematic noise level would be equal for all test signals (see
Table I). The output of the three-stage amplifier when inputing
these neural signals is shown in Fig. 9.
TABLE I
NEURAL DATA SETS AMPLITUDE AND NOISE-TO-SIGNAL RATIO
Data set Spike amplitude NSR
1 25µV 0.4
2 50µV 0.2
3 100µV 0.1
4 200µV 0.05
1http://www2.le.ac.uk/departments/engineering/research/bioengineering/
neuroengineering-lab/spike-sorting
TABLE II
TABLE SHOWING SPECIFICATION FOR INDIVIDUAL BUILDING BLOCKS.
Pre-amp VGA HPF Stage3 Feedback
Gain 20.1 dB 0-31.25 dB -1.15 dB 33.5 dB -
Low-pass cut-off frequency 0.1Hz - 100-300Hz 0.1Hz -
High-pass cut-off frequency 8.4 kHz 3.8-115 kHz - 3 kHz -
Integrated Noise 9.66µV 20-28µV 37µV 32µV -
THD 0.1% 1% 0.5% 0.1% -
Power consumption 0.72µW 0.15-0.3µW 7.2-21.6nW 0.36µW 0.35-0.56µW
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Fig. 9. Transient response demonstrating automatic gain control with neural
input signals of varying amplitudes (shown on left) and front-end output
(shown on right). Input signals are: (a) Data set 1 (30µVptp), (b) Data set 2
(60µVptp), (c) Data set 3 (125µVptp), and (d) Data set 4 (375µVptp).
IV. CONCLUSION
In this paper we have presented a front-end neural interface
with tuneable high-pass frequency and automatic gain control
implemented in a standard 0.18µm CMOS technology. The
circuit consumes under 1.5µW power consumption, without
sacrificing noise performance (input referred noise is below
10µV ), high gain (more than 80 dB), or bandwidth (100Hz-
3 kHz). The specifications of the individual sub-components
within the front-end are given in Table II.
Table III compares the design presented herein with rel-
evant neural (biopotential) amplifiers that provide a variable
gain. A common comparison criterion is the Noise Efficiency
Figure (NEF) [8], calculated by Eq. 5, that is a measure of
the trade-off between effectiveness against noise and current
consumption. Smaller NEF indicates noise efficiency.
NEF = Vni,rms
√
2Itot
pi · q · (2VT )2 ·BW
(5)
where Vni,rms is the input-referred noise voltage, Itot is
the total amplifier supply current, and BW is the amplifier
bandwidth.
TABLE III
PERFORMANCE COMPARISON WITH OTHER PGA/VGAS
[13] [14] [15] This work
Technology 0.5µm 0.18µm 0.18µm 0.18µm
Supply voltage 3V 1.8V 1.8 V 1.8V
Power cons. 50µW 41.4µW 26µW 1.2-1.4µW
Gain 40-61 dB 52-57 dB 0-40 dB 52-86 dB
Low pass freq. 7-416Hz 300Hz † 50Hz 100-300Hz †
High pass freq. 10 kHz 10 kHz 900Hz 3 kHz
Input-ref. noise 4.8µV 1.61µV 5.6µV 9.66µV
NEF 7.75 4.73 5.83 4
VGA/PGA PGA VGA VGA VGA
VGA/PGA=Variable/programmable gain, †Tuneable cut-off frequency
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